Senior E/E & Semiconductor Engineer - Physical Design Engineer Job at Capgemini, San Francisco, CA

bHhqWHJMTm5LWWt5MUY1UmZjd1dmaER5SkE9PQ==
  • Capgemini
  • San Francisco, CA

Job Description

Job Description Job Responsibility

  • Chip level floor planning, partitioning, timing budget generation, power planning, top-level PnR, CTS, block integration and ECO generation.
  • Expertise in timing closure (STA) of high frequency blocks.
  • Handling blocks of high instance counts and complex designs – 1M+ instances and clock frequencies about 1 GHz.
  • Experience with low power implementation and signoff, power gating, multiple voltage rails, UPF knowledge.
  • Experience in Block-level and Full-chip integration.
  • Knowledge of signoff closure – Timing with SI and OCV, Power, IR and Physical Verification at both block and chip level.
  • Understanding constraints and fixing design/timing techniques.
  • Block level implementation from netlist to GDS.
  • Understanding SI prevention, fixing methodology and implementation.
  • Proficient in layout edit techniques.
  • Proficient in Synopsys Fusion Compiler, ICC/ICC2, Cadence Innovus, PTSi.
  • Experience in Design Automation and UNIX system.
  • Experience in Tcl/Tk, PERL, Python is a plus.
Desired Skills & Experience:
  • Must possess 7+ years of hands-on experience in handling block/chip level implementation from Netlist to GDSII.
  • Must possess hands-on experience in timing closure and physical verification closure.
  • Must have handled blocks of sizes 1M instances and above at frequencies higher than 1GHz.
  • Experience in handling lower tech nodes that include 3nm, 5nm, 7nm, 10nm, 16nm, etc.
  • Must have hands-on tape-out experience in lower tech nodes in any of the tools mentioned such ICC/ICC2, Fusion Compiler or Innovus.
  • Must have the ability to think on the spot for quick solutions and work-around at the time of tape-out to hit the schedule on time.
  • Must possess excellent scripting skills – TCL or Perl or Python.
  • Experience in Synthesis and Formal is a plus.
  • Excellent verbal and written communication skills are required.
  • Must possess excellent debug skills, analytical skills, and the ability to work independently.
  • Must be highly motivated and possess excellent team spirit.
#J-18808-Ljbffr Capgemini

Job Tags

Similar Jobs

Disability Solutions

Video Editor Job at Disability Solutions

Position Overview The Video Editor will be responsible for all aspects of post-production, through final editing and trafficking. The Video Editor maintains high visual standards and solid attention to detail. This position will oversee medium-complexity projects ensuring... 

Comec Energy Services

Class 1 Pressure Truck Driver Job at Comec Energy Services

 ...safety and operational procedures are followed -Must be extremely organized, and detailed and be wiling to work as a team to keep driver shack and trucks clean -Must have experience with rig work, plant and field tasks. -Must possess valid CSTS, H2S Alive, First... 

Bunzl

Warehouse Worker (Steiner) Job at Bunzl

 ...label pallets; load trucks as needed May operate an industrial forklift Conduct bin walks as requested, checking empty bins Align...  ...above the ground (with provided safety equipment/processes/training) Strong attention to detail Reliable and punctual So, what... 

Yale New Haven Health

OB Surgical Tech-Labor and Delivery Job at Yale New Haven Health

Overview:To be part of our organization, every employee should understand and share in the YNHHS Vision, support our Mission, and live our Values. These values - integrity, patient-centered, respect, accountability, and compassion - must guide what we do, as individuals...

Tucker-Rose Associates

Mainframe Job Scheduler Job at Tucker-Rose Associates

 ...documentation standards, mirroring formats used in existing PROSE entries. REQUIRED QUALIFICATIONS: ~5+ years of experience in mainframe batch job scheduling and execution. ~ Expertise in CA7 and Control-M job scheduling systems. ~ Strong knowledge of COBOL, SAS,...